



**TITLE: VOLTAGE CONTROL CIRCUITRY FOR CHARGING OUTPUT  
CAPACITOR**

5

**FIELD OF THE INVENTION**

This invention relates generally to voltage control circuitry suitable for charging an output capacitor used to periodically supply an output current pulse. The invention is particularly suited for use in a battery  
10 powered device intended to be implanted in a patient's body for supplying a current pulse to stimulate body tissue.

**BACKGROUND OF THE INVENTION**

Implantable devices for stimulating body tissue are known in  
15 the prior art. For example, see U.S. Patent 5193539 by Schulman, et al, assigned to the same assignee as the present application. Such devices typically store energy in an output (or "stimulation") capacitor which is periodically discharged to supply an output current pulse to stimulate targeted tissue. The energy source primarily discussed in the 5193539 patent for  
20 charging the capacitor is comprised of an external source for generating an alternating magnetic field. The alternating field energy is inductively coupled to an internal power supply circuit for producing a voltage for charging the stimulation capacitor. Unfortunately, such prior art devices require that a patient remain in very close proximity to the external source to enable the  
25 devices to continue to operate. For example, such devices are typically limited to operating for only several seconds to a minute or so without requiring additional energy from the external source.

More recent implantable devices have incorporated rechargeable batteries capable of operating for prolonged periods, in excess  
30 of one hour and up to many days, without requiring additional energy from an external power source. This difference in independent operating duration

In such battery operated implantable devices, it is very desirable to control the energy transfer from the battery to the output capacitor in a manner to minimize energy inefficiencies, i.e., unproductive energy losses, while also retaining the ability to control the amplitude, duration, and frequency of output current pulses supplied by the output capacitor to an impedance load, e.g., body tissue.

10

15

20

In accordance with the preferred embodiment, the output capacitor voltage is sampled at a specific point in time relative to each discharged current output pulse to generate the signal VCOMPL.

5 In accordance with a significant feature of the preferred embodiment, the charging voltage VUPC is compared with the output capacitor voltage VCOMPL to determine a clock rate used to convert VBAT to VUPC. For example, the clock rate can be off, slow, or fast depending upon the charge condition of the output capacitor. This feature is useful to conserve energy and avoid premature depletion of battery energy.

10 More particularly, in accordance with the preferred embodiment, the output voltage, sometimes referred to as the "compliance" voltage VCOMPL, is sampled to determine its final "droop" at the end of an output current pulse. If the final droop value is lower than a certain threshold ( $\Delta V_{\text{LOWER}}$ ), then the voltage converter switches to increase the converter  
15 charging voltage VUPC. On the other hand, if the final droop value is above a certain threshold ( $\Delta V_{\text{UPPER}}$ ), then the voltage converter switches to reduce the value of the voltage VUPC. This feedback action maintains the output capacitor voltage within an acceptable operating range to provide sufficient energy to produce an efficacious output current pulse for stimulation without  
20 causing unproductive energy loss, e.g., heat.

Exemplary embodiments of the invention intended for tissue stimulation are configured to be accommodated in a small implantable housing preferably having an axial dimension of less than 60 mm and a lateral dimension of less than 6 mm so as to be readily injectable. Devices  
25 in accordance with the invention preferably operate from a 2.4 to 4.5 V battery to provide stimulation output current pulses having a controllable amplitude of between 5 microamps and 20 milliamps, a controllable pulse width of between 10 microseconds and 2 milliseconds, a controllable repetition rate of between 1 pulses per second (pps) and 1000 pps.

30

### BRIEF DESCRIPTION OF THE DRAWINGS

The above and other features and advantages of the invention will be more apparent from the following detailed description wherein:

5                   Figure 1a shows a block diagram of voltage control circuitry in accordance with the present invention;

                  Figure 1b shows an output current pulse produced by discharging an output capacitor, the output capacitor voltage, and a sample clock;

10                  Figure 1c shows a block diagram of the voltage converter/clock control circuit of Figure 1a;

                  Figure 1d shows the diagram illustrating field effect transistor (FET) drain current ( $I_D$ ) versus drain-source voltages ( $V_{DS}$ ), for different gate source voltages ( $V_{GS}$ );

15                  Figure 2a indicates the automatic compliance voltage adjustment circuitry in block diagram form;

                  Figure 2b shows the compliance test in block diagram form;

                  Figure 2c indicates the pump clocking control in block diagram form;

20                  Figure 3a shows the voltage converter and output circuitry;

                  Figure 3b shows the current mirror-based circuit for producing a sub-threshold reference voltage;

                  Figure 4 depicts the ideal switch model for the up/down converter;

25                  Figure 5 shows the different up/down converter states for each of the scale factors, the Figure 5 has seven parts, Figures 5a through 5g;

                  Figure 5a shows the switch and capacitor settings in a charging configuration (S0) and in a discharging configuration (S1) for a  
30   multiplying factor of  $\frac{1}{2}$ , i.e., a down-conversion mode;

Figure 5b has an analogous depiction for a multiplication factor of 1;

Figure 5c pictures an analogous situation for a multiplication factor of 1.5;

5 Figure 5d shows an arrangement for the multiplication factor of 2;

Figure 5e presents the switch and capacitor combinations for the multiplication factor of 2.5;

10 Figure 5f shows the similar situation for the multiplication factor 3;

Figure 5g is an analogous presentation for the multiplication factor 4.

#### DETAILED DESCRIPTION

15 Attention is initially directed to Figure 1a which is a block diagram of a preferred implantable device 10 including a housing 12. The housing contains electronic circuitry 14 for producing a current pulse between output electrodes 15, 16 through a load impedance  $Z_L$ , e.g., body tissue. The electronic circuitry 14 includes an output (or "stimulator") capacitor 18 and an  
20 output current control device, e.g. current sink 20. The current sink 20 is controlled by an output controller 22. By activating current sink 20, capacitor 18 can discharge through sink 20 to produce an output current pulse through load impedance  $Z_L$ . The characteristics of the current pulse, e.g., amplitude, duration, repetition rate, are defined by controller 22 which is preferably  
25 programmable by an external programmer 24. The programmer 24 communicates with controller 22 via a communication channel, e.g., radio frequency (RF), not shown.

A recharge current control device, e.g. current source 26 is also connected to capacitor 18 to selectively apply a charging current to the  
30 capacitor. Current source 26 is controlled by recharge controller 28. Controller 28 is preferably programmable by external programmer 24 to

control, for example, the on/off timing of current source 26. When source 26 is on and sink 20 is off, a current is applied to capacitor 18 to charge the capacitor toward voltage VUPC.

The voltage VUPC is produced in accordance with the present invention by a voltage controller / clock control circuit 30. The circuit 30 produces the voltage VUPC as a function of an applied battery voltage VBAT supplied by battery 32. Battery 32 is preferably rechargeable via a charging circuit 34. Energy is preferably supplied to the charging circuit 34 via coil 36 from an external source (not shown) generating an alternating magnetic field.

The circuit 30 is preferably programmable by external programmer 24. The circuit 30 functions to define a multiplication factor which relates VUPC to VBAT. That is, circuit 30 acts as an up/down voltage converter to multiply VBAT by a factor to produce VUPC. The factor can preferably be an integer or fraction and is determined based on the voltage value VCOMPL derived from capacitor 18.

Attention is now directed to Figure 1b which in line (a) represents an output current pulse 40 which is discharged by capacitor 18 through load  $Z_L$ . The wave form shows the current at a zero level between times  $t_1$  and  $t_2$ . Line (b) represents the voltage VCOMPL at the positive terminal of capacitor 18 and is shown to be at level VUPC between times  $t_1$  and  $t_2$ . Now assume that output current sink 20 turns on at time  $t_2$  to increase the output current pulse amplitude to  $A_1$  which is maintained to time  $t_5$ , as dictated by controller 22 controlling output current sink 20.

Figure 1b line (b) shows how the voltage VCOMPL varies between times  $t_2$  and  $t_5$  as capacitor 18 discharges through load  $Z_L$ . Between times  $t_3$  and  $t_4$ , controller 22 generates a sample clock 42 to measure VCOMPL to determine the value of its final "droop" 44, i.e., the value reached by VCOMPL proximate to the end of the output current pulse at time  $t_5$ . This measured value of VCOMPL at the sample clock is used by the voltage converter / clock control circuit 30 of Figure 1a to select a multiplication factor to produce VUPC from VBAT.

Note that line (b) of Figure 1b represents a low threshold 46 ( $\Delta V_{\text{LOWER}}$ ) and a high threshold 48 ( $\Delta V_{\text{HIGHER}}$ ) against which the droop value 44 will be compared to determine whether the multiplication factor, defined by circuit 30, should be adjusted. Also note that line (b) of Figure 1b represents  
5 a difference 49 between the target charging voltage VUPC and the value of VCOMPL at t6 after the capacitor 18 has been recharged via current source 26. As will be discussed hereinafter, the magnitude of the difference 49 is used to control a clock rate which determines the rate at which the multiplication factor can be adjusted.

10 Attention is now directed to Figure 1c which shows a block diagram of the voltage converter / clock control circuit 30 of Figure 1a. The circuit 30 includes a compliance test circuit 50, a converter switch control circuit 52, a converter switch bank 54, a clock controller circuit 56 and a comparator 58. The circuits 50, 52 and 54 function to convert the voltage  
15 VBAT to produce the charging voltage VUPC. Briefly, the compliance test circuit 50 examines the relationship between the capacitor droop voltage 44 (i.e., VCOMPL at the sample clock) and the aforementioned thresholds 46, 48 to determine whether multiplication factor should be increased or decreased. The switch control circuit 52 then generates a command,  
20 supplied to switch bank 54 via lines 60, to operate individual switches in bank 54 to implement the desired multiplication factor.

The circuits 56, 58 function to respond to the difference value 49 (Figure 1b line (b)) to establish an optimum clock rate for switch control circuit 52. That is, although it is desirable to reduce the difference value 49  
25 to zero, excessive adjustment of the multiplication factor is wasteful of limited energy resources available from battery 32. The clock controller 56 functions to produce a clock rate on line 61 which is optimized to conserve energy and yet maintain the charged voltage on capacitor 18 at close to VUPC.

It is pointed out that the output current sink 20 and recharge  
30 current source 26 of Figure 1a are preferably fast acting, low loss circuits. In a preferred embodiment of the invention these circuits are implemented as



field effect transistors (FET). Figure 1d depicts the constant current characteristic of a typical FET wherein the drain current  $I_D$  is essentially flat over a wide drain-source voltage ( $V_{DS}$ ) range. The drain current amplitude is primarily a function of the gate-source voltage  $V_{GS}$ . In Figure 1a, the voltage  $V_{GS}$  for current sink 20 is controlled by controller 22 and the voltage  $V_{GS}$  for current source 26 is controlled by controller 28.

Attention is now directed to Figure 2a which depicts an exemplary implementation of the conversion portion of Figure 1c comprising the compliance test circuit 50, the switch control circuit 52 and the converter switch bank 54. The switch bank can use a well-known method for up-conversion by placing capacitors in parallel across a voltage source for charging so that each capacitor is charged to that voltage. Then the capacitors are placed in a series configuration (by switching means) such that the overall voltage is the sum of the voltages on the individual capacitors. A similar method, old in the art, of placing, say, two same value capacitors in series and charging the group in parallel with the voltage source, will give one half of the voltage source voltage when those two same value capacitors are used in parallel without the battery. Bank 54 is depicted in Figure 2a as having multiple switch inputs SW1-SW14 for controlling multiple FET switches internal to bank 54. These internal switches control multiple capacitors, e.g., C1-C3, to achieve the desired multiplication factor.

The compliance test block diagram is shown in Figure 2b, while Figure 2c illustrates the pump control block diagram. The goal of the compliance test block is to determine when the compliance voltage  $V_{COMPL}$  is too high or too low. The switch control circuit clocking controls the switching rate of the FET switch bank 54. The switching rate is reduced to the extent possible to reduce power consumption. In Figure 2b, the compliance voltage  $V_{COMPL}$  is compared to either  $[V_{BAT} + 1]$  volt or  $[0.7 V_{BAT}]$  volt, and the GO\_UP (201) or GO\_DOWN (202) decision outputs direct the switch control block (52) to take action.

This upconverter takes the battery voltage VBAT (Figure 3a, 100) and multiplies it by a programmed scale factor, set by lines SCALE\_0 (301), SCALE\_1 (302), and SCALE\_2 (303), to generate the voltage, VUPC (304), necessary for a pulse generation circuitry. The multiplication factors  
5 in the version of the up/down converter shown are  $\frac{1}{2}x$ ,  $1x$ ,  $1\frac{1}{2}x$ ,  $2x$ ,  $2\frac{1}{2}x$ ,  $3x$ , and  $4x$ . A different set or an expanded set of multiplication factors can be implemented with more capacitors and switches, as desired.

The control bits are loaded into an up/down counter using the LOADN (305) line. A low on the reset line, RESETN (306), places the  
10 converter in the  $1x$  scale factor setting.

The upconverter can be placed in automatic adjustment mode so that the scale factor moves to the optimal value based on sampling of the compliance voltage, VCOMPL (307), measured at the end of the stimulation pulse.

15 The time at which to sample the compliance voltage is controlled with the SAMPLE\_CLK (308) line. At that time, the automatic adjustment of the battery voltage multiplier circuit is based on the amount of "unused" compliance voltage left at the end of the stimulation pulse. If the "unused" compliance voltage is below a hardwired threshold,  $V_{lower}$ , where  
20  $V_{lower}$  is typically in the range 0.1 V to 0.8 V, then this indicates, or is defined as the case that, there was insufficient voltage to adequately drive the desired pulse amplitude. The multiplier factor will increase to the next higher multiple.

If the "unused" compliance voltage is above an upper  
25 hardwired threshold,  $V_{higher}$ , this indicates that there is excess compliance voltage, and the factor will decrease to the next lower multiple as a power-saving feature.  $V_{higher}$  is set to either  $[0.7 V_{BAT}]$  or  $[V_{BAT} + 1v]$  depending on the currently set scale factor.

Voltage conversion is achieved by switching among the input  
30 voltage and up to three capacitors, and depositing charge on a fourth, or

reservoir, capacitor. Clocking within the switched-capacitor section occurs at a normal frequency of 20 kHz.

When sufficient charge to reach the target voltage has been deposited on the stimulation capacitor, CSTIM (309), the clock can be automatically set to a lower rate (which could be 0 Hz) to save power. This shutdown point is determined by monitoring the compliance voltage, VCOMPL (307), and comparing it to the upconverter output voltage minus a hardwired threshold [VUPC -0.1V] (Figure 2c, 204). The automatic scaling and clock shutdown modes are set with the MODE\_0 (310), MODE\_1 (311) or MODE\_2 (312) lines.

Power can be saved by automatically decreasing upconverter clock rate to a lower frequency. The switching of the FET switches in the switch bank 54 consumes power proportional to the rate of switching. The automatic adjustment of the voltage converter clock rate is based on the state of charge of the stimulation capacitor 18. After a stimulation pulse has drained charge from the stimulation capacitor, recharge current is supplied to it and the voltage on it will rise toward the upconverter voltage. As the voltage on the stimulation reservoir capacitor nears the voltage VUPC, it passes a threshold, which triggers the switching of the upconverter rate to a lower frequency, which includes a frequency of zero Hz.

A control signal is generated and used to lower the multiplier factor of the upconverter. A comparator is used to compare a reference voltage with the compliance voltage at a particular sample time, viz., the end of the stimulation pulse. As another power saving feature, the reference voltage and the comparator are only powered during this sample time interval. A capacitor normally in parallel with the battery is stacked on top of the battery during the sampling interval. This is a voltage doubler.

This voltage is used to power the comparator and is also used to turn on a diode-connected FET that feeds into the positive side of the battery. The FET -diode circuit part provides a voltage drop across the diode, due to the small but finite conducting resistance of the diode. This one diode

voltage drop provides a comparator reference voltage that is used to decide when to change from the 4x to the 3x multiplication factor.

- The upconverter multiplier factor step size can be either  $\frac{1}{2}$  the battery voltage or one times the battery voltage in the following sequence:
- 5  $\frac{1}{2}x$ ,  $1x$ ,  $1\frac{1}{2}x$ ,  $2x$ ,  $2\frac{1}{2}x$ ,  $3x$ , and  $4x$ . When the step size should be  $\frac{1}{2}$  the battery voltage, a different reference voltage is applied to the comparator. This reference voltage is developed utilizing capacitance values for the capacitors, which are chosen in definite ratios to each other. One capacitor is initially connected in parallel with the battery while the other is shorted.
- 10 Then during the sampling time the two capacitors are connected in parallel and a resultant voltage is developed. For example, for two capacitor which have a parallel capacitance total of 10 units, the first capacitor has a capacitance of 7 units and the second capacitor has a capacitance of 3 units. Thus for the first capacitor ratio of 7:10 and the second capacitor ratio of
- 15 3:10, the resultant voltage developed is 0.7 VBAT.

- Another aspect of this invention uses a cross-coupled current mirror (Figure 3b, 3001, 3002) configuration to generate the threshold voltage, Vchargeth. A current mirror is used to generate a known, low value current (3005) that is run through two FETs (3003, 3004) operating in a sub-
- 20 threshold condition. When operating in a sub-threshold condition, the drain current of an FET is exponentially related to the gate-to-source voltage, Vgs, such that for each approximately 100 m V. of change in Vgs, the drain current will change by a factor of 10. If the size of two FETS (3003,3004) (which have their gates tied together and which are forced to have the same drain
- 25 current by said current mirror) are chosen of values which are in the ratio of 10:1, then the FET that is 10 times larger will have a current density which is lower by a factor of 10. This results in Vgs of the larger FET being 100 m V different from the smaller FET. This 100m V potential is used as a reference voltage, with respect to the up/down voltage, into the comparator monitoring
- 30 the state of charge of the stimulation capacitor.

Another aspect of this present embodiment is to produce a sub-threshold reference voltage,  $V_{lowth}$ , in the range 0.1 V to 0.8 V, using a similar current mirror method, as above, but developing a set voltage above ground voltage. This sub-threshold current is used to determine when the compliance voltage during the sample time is too low, so that the upconverter will move to the next higher multiplication scale factor.

In order to carry out switching control, the converter is set to a particular scale factor; a value is loaded into a 3-bit up/down counter. The output of this counter goes into a logic block that decodes this setting and enables or disables appropriate switches necessary to effect this scale setting. The clock then dynamically controls the actual turning on and off of these switching capacitors ("State 0"), and, second, the switch settings that deposit the charge onto the output reservoir capacitor ("State 1"). A two-phase clock is used with a separation between the phases so that there is an off time between states 0 and 1. This off time ensures that transient switching paths will not drain any of the charge off the switching capacitors, between state changes.

Figure 4 depicts the up/down converter ideal switch model. The capacitors to be electronically arranged are shown: C1 (401), C2 (402), C3 (403) and the reservoir capacitor  $C_r$  (404). Figure 5 shows the states of the up/down-converter with respect to the initial and final states of the capacitors, to operate the up/down-converter in the different multiplication factor modes. Resistors represent the switches. Figure 5a shows the switch and capacitor settings in a charging configuration (S0) and in a discharging configuration (S1) for a multiplying factor of  $\frac{1}{2}$ , that is a down-conversion mode. Capacitors C1 (401) and C2 (402) are used as well as switches (that are conducting) SW1 (501), SW6 (506), and SW8 (508) in the charging mode. In the discharging mode capacitors C1 (401) and C2 (402) are used together with switches SW1 (501), SW4 (504), SW7 (507) and SW12 (512).

Figure 5b has an analogous depiction for a multiplication factor of 1 utilizing only switches (that are conducting) SW3 (503), SW7

(507), SW8 (508), SW12 (512), SW13 (513), SW14 and (514). Figure 5c pictures an analogous situation for a multiplication factor of 1.5. Capacitors C1 (401) and C2 (402) are charged and discharged. Switches (that are conducting) SW1 (501), SW6 (506) and SW8 (508) are used in the charging state (S0); switches SW2 (502), SW5 (505), SW7 (507), SW12 (512) are utilized in the discharging mode. Figure 5d shows the multiplication factor 2 arrangements. Again capacitors C1 (401) and C2 (402) are charged and discharged. Charging makes use of switches (that are conducting) SW1 (501), SW3 (503), SW5 (505) and SW12 (512). Discharging utilizes SW2 (502), SW4 (504), SW7 (507), and SW8 (508).

Figure 5e presents the switch and capacitor combinations for the multiplication factor 2.5. Here the three capacitors are charged and discharged, C1 (401), C2 (402) and C3 (403). In the charging state, S1, the conducting switches are SW1 (501), SW6 (506), SW8 (508), SW9 (509) and SW13 (513). In the discharge state, S1, the conducting switches are SW2 (502), SW5 (505), SW10 (510), SW11 (511) and SW14 (514). Figure 5f shows the similar situation for the multiplication factor 3. C1 (401) and C2 (402) are the capacitors involved; conducting switches SW1 (501), SW3 (503) and SW4 (504) and SW8 (508) are on for the charging state; SW2 (502), SW6 (506) and SW12 (512) are on for the discharging state. Figure 5g is an analogous presentation for the multiplication factor 4. Here, the three capacitors C1 (401), C2 (402) and C3 (403) are charged and discharged. In the charging state, S0, the conducting switches are SW1 (501), SW3 (503), SW4 (504), SW8 (508) and SW13 (513). In the discharging state the conducting switches are SW2 (502), SW6 (506), SW11 (511), and SW14 (514).

In the automatic scale adjustment mode the output compliance voltage is sampled and compared to high and low thresholds. If this comparison indicates that the voltage is too low, the up/down counter will count up and a different combination of switches will be enabled to effect a higher multiplication factor. If the comparison indicates the voltage is too

high, the counter will count down and yet another combination of switches will be enabled that effect a lower multiplication factor.

The counter will only increment or decrement by one each time a sample of the compliance voltage is taken. When the counter reaches  
5 its minimum or maximum value, it will not further decrement or increment, respectively, even if the voltage sample indicates that a scale change is necessary.

While the invention herein disclosed has been described by means of specific embodiments and applications thereof, numerous  
10 modifications and variations could be made thereto by those skilled in the art without departing from the scope of the invention set forth in the claims.

CLAIMS

1. Circuit apparatus for supplying a current pulse to a load impedance, said apparatus comprising;
- 5 an output capacitor;
- an output current control device for selectively discharging said output capacitor to produce an output current pulse through said load impedance; and
- voltage control circuitry for producing a voltage signal to
- 10 charge said output capacitor;
- said voltage control circuitry including:
- a battery supplying an output voltage VBAT;
- a voltage converter circuit for producing a voltage signal VUPC, where VUPC is related to VBAT by an adjustable multiplication
- 15 factor; and
- means for adjusting said multiplication factor in response to a voltage VCOMPL representative of the voltage across said output capacitor.
- 20 2. The circuit apparatus of claim 1 including an output controller for defining the duration of said output current pulse.
3. The circuit apparatus of claim 2 wherein said output controller generates a sample clock proximate to the end of said output current pulse;
- 25 and wherein
- said means for adjusting said multiplication factor is responsive to said voltage VCOMPL measured at a time related to said sample clock.



4. The circuit apparatus of claim 2 wherein said output controller is programmable to define the duration and/or frequency of said output current pulse.

5 5. The circuit apparatus of claim 1 including a comparator for comparing said voltage values VUPC and VCOMPL; and  
a clock controller responsive to said comparator for determining the rate of adjustment of said multiplication factor.

10 6. The circuit apparatus of claim 1 further including a recharge current control device responsive to said voltage signal VUPC for supplying a current to charge said output capacitor.

7. The circuit apparatus of claim 6 further including a  
15 programmed controller for controlling said recharge current control device.

8. The circuit apparatus of claim 1 wherein said battery is rechargeable.

20

9. An automatic up/down-converter comprising an upconverter circuit wherein the battery multiplication factor adjusts according to the amount of excess compliance voltage left at the end of a stimulation pulse.
- 5 10. The automatic up/down-converter as in claim 9 further comprising an adjustable battery voltage multiplication factor; said multiplication factor is increased when the excess compliance voltage is below a certain threshold voltage.
- 10 11. The automatic up/down-converter as in claim 9 further comprising an adjustable battery voltage multiplication factor; said multiplication factor is decreased when the excess compliance voltage is above a certain threshold voltage.
- 15 12. The automatic up/down converter as in claim 9 further comprising an automatic adjustable voltage converter clock rate wherein said clock rate is continuously adjustable.

13. A method for an automatic up/down converter comprising the step of adjusting an up/down-converter multiplication factor for the battery circuit according to the amount of compliance voltage left at the end of a stimulation pulse.

5

14. The method as in claim 13 further comprising the step of increasing said multiplication factor when the compliance voltage is below a certain threshold voltage.

10 15. The method as in claim 13 further comprising the step of decreasing said multiplication factor when the compliance voltage is a above a certain threshold voltage.

15 16. The method as in claim 13 further comprising the step of adjusting a voltage converter clock rate.




Fig 1a




Fig 1b




Fig 1c




Fig. 1d




Fig 2a






Fig 2b




Fig 2c

VOLTAGE CONVERTER AND OUTPUT CIRCUITRY




Fig 3a




Fig 3b




Fig 4




Fig 5a





Fig 5b









Fig 5d






Fig 5f




Fig 5g

# INTERNATIONAL SEARCH REPORT

International application No.

PCT/US00/20379

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H02J 7/00, 7/04, 7/16; H02M 7/00, 7/19, 7/25; A61N 1/18, 1/24, 1/32, 1/36, 1/38  
US CL : 320/166, 160, 161, 162; 607/56, 61, 115; 363/59, 60, 61, 62

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 320/166, 160, 161, 162; 607/56, 61, 115

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
USPTO APS Derwent, JPOABS, EPOABS search terms: multiplying, multiplier, factor, charge pump

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5,418,751 A (KAISER) 23 May 1995 (23.05.1995), see entire disclosure.	1-16
X	US 5,424,934 A (TANUMA et al.) 13 June 1995 (13.06.1995), see entire document.	9-16
—		-----
Y		1-8
Y	US 5,285,779 A (CAMERON et al.) 15 February 1994 (15.02.1994), figure 2.	1-8
A	US 5,702,424 A (LEGAY et al.) 30 December 1997 (30.12.1997), figure 1.	1-8

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T"

later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X"

document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y"

document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&"

document member of the same patent family

Date of the actual completion of the international search

19 September 2000 (19.09.2000)

Date of mailing of the international search report

02 NOV 2000

Name and mailing address of the ISA/US  
Commissioner of Patents and Trademarks  
Box PCT  
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

Gregory J. Toatley, Jr

Telephone No. (703) 308-1782